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Single-Channel Digital Command-Detection System 
The problem: 
To provide a highly-reliable digital command-
detection system which drains minimal power from 
an onboard power supply and eliminates nearly all of 
the bandpass and lowpass filters ordinarily used in 
conventional command systems. 
The solution: 
A single-channel command system fabricated en-
tirely of highly-reliable digital logic elements; the 
system operates on binary pulse-code-modulated sig-
nals and derives internal synchronization from the 
data signal. 
How it's done: 
Deep-space command systems have converged on 
binary PCM transmission because of advantages in 
communication efficiency and handling of data. To 
solve the fundamental problem of PCM bit synchro-
nization, Mariner spacecraft have used a transmitted 
reference scheme in which modulation power is 
shared between a data subcarrier and a sync sub-
carrier modulated by a pseudonoise (PN) code. Alter-
natively, methods may be used for deriving synchro-
nization directly from the data to provide the best 
ultimate performance because the power allocated to 
data is at a maximum. The improved systems have 
been implemented with analog circuitry. Recent de-
velopments have led to a novel all-digital implemen-
tation of a detector which develops synchronization 
from the data signal by computing the cross-correla-
tion of a command modulation signal with its expected 
forms in sequence and adjusts the detector phases 
in accordance with the correlation peaks. A shift
register and serial adder are used to compute the 
correlations. 
A noisy rf receiver ouput is correlated with a refer-
ence signal for a time of T0
 seconds; if the largest 
correlation exceeds a threshold, indicating the pres-
ence of a command signal, the phase of the reference 
is adjusted to correspond to the phase of the correla-
tion peak. The process of correlation must be done 
twice, once to establish subcarrier synchronization 
and once for bit synchronization; the serial approach 
simplifies required hardware. With To set equal to 
five bit times, the time required for serial establish-
ment of the phase references is typically 80 bit times; 
a message prefix, 80 bit times long, is used to set and 
synchronize the command system prior to the actual 
command transmission. 
The first signal transmitted (for 15 bit times of the 
message prefix) is the unmodulated subcarrier. The 
next 50 bits (typically) also are unmodulated subcar-
rier; for the next 15 bit times, the subcarrier is mod-
ulated by a bit sync. The detector correlates first with 
an unmodulated subcarrier for subcarrier sync, then 
uses the extra 50 bits of subcarrier to lock the sub-
carrier tracking loop to establish sync. (The duration 
of this portion of the prefix may be reduced, length-
ened, or eliminated, depending upon the expected 
frequency offset of incoming suboarrier.) Finally, the 
detector correlates with bit sync to establish bit 
synchronization. 
The correlation interval To is made equal to five 
bit times so that the sum of the rate of error incurred 
in detecting when the signal exceeds the threshold 
and the rate of error incurred in the selection of the 
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proper phase is comparable to the probability of a 
data bit error. Allowable data error rates-in a space-
craft command system are typically less than 10-5 
per bit, and < making the sync decision error rates 
similar in magnitude insures virtually certain success 
in the acquisition and detection process. The combi-
nation of the short acquisition time, 80 bits, with the 
high probability of acquisition, about 1-10, is a 
unique advantage of the digital system. The digital 
system tracks the subcarrier phase when in lock, and 
has a "lock detector"— a test which resets the system 
if the absolute value of accumulated correlations fails 
to pass a threshold. This decision is also made with 
error rate 10. 
The reliability advantage arises from the fact that 
all transistors downstream of the detector input 
analog-to-digital converter are either saturated or cut 
off, and. thus the system operation does not depend 
on linear operation of components. The system using 
commercial low-power logic circuits can operate' at 
PCM rates up to 512 bits/sec. At a normalized signal-
to-noise ratio of 10 dB, the bit error rate is less than 
10 and the acquisition error rate is less than 104. 
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